Integrated Circuits

74HC138 - 3-to-8 line Decoder/Demultiplexer IC

Product ID: FAERI-03309

74HC138 - 3-to-8 line Decoder/Demultiplexer IC The 74HC Series 74HC138 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features high noise immunity and low power consumption usually associated with CMOS…

₹19.80

Price excludes GST. +18% GST (₹3.56/unit) is added at checkout. Shipping charged separately — based on the order’s quantity & size.

In stock

  • Cash on Delivery available
  • Ships within 24–48 hours
  • Backed by FAERI maker support
Integrated Circuits

Product details

74HC138 - 3-to-8 line Decoder/Demultiplexer IC

The 74HC Series 74HC138 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features high noise immunity and low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low-power Schottky TTL logic. The 74HC138 has 3 binary select inputs (A, B, and C). If the device is enabled, these inputs determine which one of the eight normally HIGH outputs will go LOW.

Two active LOW and one active HIGH enable (G1, G2A, and G2B) are provided to ease the cascading of decoders. The decoder’s outputs can drive 10 low-power Schottky TTL equivalent loads, and are functionally and pin equivalent to the 74LS138. All inputs are protected from damage due to static discharge by diodes to VCC and the ground.

Pinout:

Pinout Of 74HC138 IC

Also check the 74139 Dual Decoder-Demux IC. It is a digital logic IC used to convert a two-line binary input signal into one of four output signals. The IC has two active-low enable inputs (E1 and E2) and two data inputs (D1 and D2). When both enable inputs are high, the outputs are inactive, and when one of the enabled inputs is low, the corresponding data input is passed through to the outputs.
Technical

Specifications

Size Default Title

You may also like